Master Mode Register
Each chip contains a Master Mode Register that defines global characteristics for the chip. Note the bit that controls the data bus width. This should always be set to 0 for 8-bit bus access on GPIO-MM.
Last updated
Each chip contains a Master Mode Register that defines global characteristics for the chip. Note the bit that controls the data bus width. This should always be set to 0 for 8-bit bus access on GPIO-MM.
Last updated